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ABSTRACT

Better performance and lower power consumption are never ending topics for computer
systems or embedded systems, especially for today’s “carry on” computers or smart phones.
The memory system, including cache or main memory, not only requires very high read and
write speed, but also low power consumption to keep transistors in a good thermal condition.
Current mobile devices have been using 3D DRAM systems for their larger capacity and
better performance. Three-dimensional (3D) integration allows IC designs to stack DRAM
directly on the top of execution units, which greatly reduces DRAM access latency and
optimizes energy consumption. Unfortunately, the heat generated by the processor unit
cannot be effectively dissipated. As a result, DRAM operation temperature is undesirably
increased. Due to the fact that 3D-stacked DRAM operates under severe thermal conditions,
conventional designs based on peak temperatures lead to a high refresh rate, which introduces
a large performance penalty in 3D-stacked DRAM. To address this problem, a Temperature
Aware Refresh (TAR) technique for 3D-stacked DRAM is proposed in this thesis. The goal
is to mitigate the performance penalty by adjusting the refresh rates of DRAM banks based
ix

on the actual thermal conditions at their locations. As a result, only banks that reach their
peak temperature refresh frequently, and the rest of banks can be refreshed at a lower rate.
This enables more read and write accesses, which improves the overall system performance.
Simulation results show that more than 10% improvement over the all-bank refresh and 3
to 9% improvement over the per-bank refresh have been achieved.
Although studies have shown that the 3D stacked DRAM has the potential to be used as
cache memory, the conventional SRAM cache structure still dominates the current embedded
processor cache memory system. Recent research has improved the performance and saved
the energy consumption of cache memory. We propose a new cache design technique, referred to as Early Tag Access (ETA) cache, to improve the energy efficiency of data caches in
embedded processors. The proposed technique performs early tag accesses to determine the
destination ways of memory instructions before the actual cache accesses. ETA techniques
thus enables only the destination way to be accessed if a hit occurs during the early tag
access. The proposed ETA cache can be configured under two operation modes to exploit
the tradeoffs between energy efficiency and performance. It was shown that our technique
is very effective in reducing the number of ways accessed during cache accesses. This enables significant energy reduction with negligible performance overheads. Simulation results
demonstrate that the proposed ETA cache achieves over 52.8% energy savings on average in
a L1 data cache and a Translation-Lookaside-Buffer (TLB).

x

Chapter 1
Temperature Aware Refresh for DRAM Performance Improvement
in 3D ICs

1.1

Introduction

3D ICs employ multiple dies stacked on top of each other and connected by throughsilicon vias (TSVs). Compared with 2D ICs, interconnect length is reduced, thereby enabling
significant delay reduction. It was shown that vertical signal latency of 20 layers is only 12
ps [1]. However, since power density becomes worse, 3D ICs suffer from the increased peak
temperature. Furthermore, as thinner wafers with short TSVs are utilized to lower TSV
resistance and allow more wafers to be stacked in the same volume, the power density is
further increased, which causes higher peak temperatures. Existing work [2] reported hot
spots of 88.35◦ C, and in some extreme situations, the peak temperature can be over 100◦ C [1].
One trend in 3D IC design is to stack processor and memory dies on top of each other.
In particular, 3D-stacked DRAM can reduce memory access latency and increase memory
access bandwidth. It also helps to reduce the overall power consumption [2], [3], [4]. It
was also shown that using 3D-stacked DRAM as L2 cache has better performance than 2D
SRAM L2 cache [4].
One option for 3D memory is to stack several memory dies which are designed in conventional 2D SRAM or DRAM ways and connected by TSVs [2]. Another approach is the “true”
3D DRAMs [5] which have individual bitcell arrays stacked in the 3D structure. Although
there are a lot of 3D-stacked structure designs, the topology of these processor-memory 3D
organization keeps the same with conventional off-chip DRAMs.
Using 3D-stacked DRAM has the benefits of high packaging density and wide memory
bandwidth as compared with conventional 2D DRAM memory. However, this technique
comes with some new challenges. First, the heat generated by the microprocessor cannot be
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well dissipated due to different layers blocking the path from the processor to the heat sink.
As a result, hot spots with high peak temperature are created in the 3D-stacked DRAM
structure [2], [6]. Second, processors in a multi-core system have various workloads so that
power consumptions differ widely. The DRAM banks on the top of execution units are
usually much hotter than those on top of the private L2 cache, with a thermal variance of at
least 30◦ C. Although not all parts of 3D-stacked DRAM operate in the peak temperature,
the configuration of DRAM (e.g., refresh rate) is still defined by the peak temperature.
DRAM devices require periodical refresh operations to combat leakage currents that drain
charges from DRAM cells. The refresh operation is temperature-dependent, e.g, every 64ms
or 32ms at above 85◦ C as specified by the DRAM standards [7]. The initial refresh operation,
Burst Refresh, continuously refreshes all DRAM rows, but this mode requires a long period
of time within which the DRAM cannot process read or write requests. The Distributed
Refresh mode, which is supported by the JEDEC standard, tries to mitigate this issue. In
this mode, all rows in a DRAM bank are divided into 8K groups, which is because memory
banks initially had 8K rows. The time interval between two different refresh signals is 7.8µs
(3.9µs at above 85◦ C), which is denoted as Refresh Interval or tREFI.
As the capacity of DRAM increases, the number of rows also increases. Initially, memory
banks had 8K rows, so each refresh signal refreshes exactly one row. Though the capacity
of DRAM devices increased a lot, the 8K groups design has never changed, thereby within
the same refresh interval the number of rows increased. Consequently, the time period of
each refresh operation for one group increased as well, thus the overall time for each refresh
operation, defined as Refresh Cycle Time or tRFC. DRAM chip density doubles every two
to three years (projected to 32G by 2020 [8]). The tRFC grows while tREFI shrinks as
3D-stacked DRAM works in higher temperatures. As a result, the available time for read
and write operations decreases. This is expected to be a problem that significantly affects
the performance of 3D-stacked DRAM.
Conventional refresh operations for all banks are required at the same period of time,
2

and determined by the operating temperature. This is because conventional DRAM devices
use peak temperature to determine the refresh rate. A modern DRAM system consists of
multiple ranks, and each rank is formed by multiple banks. Different ranks or banks can
be individually accessed. There are two schemes for refresh operations in DRAM: all-bank
refresh and per-bank refresh.
In conventional 2D off-chip DRAM design, temperature for all banks almost keep the
same. However, hot spots in 3D-stacked DRAM have a large temperature gradient, which
can be as high as 57◦ C [10]. In addition, the vertical direction conducts heat better than
the horizontal direction [1], so that the overall design arrangement also impacts thermal
conditions for different banks [2], [6]. Thus, in both all-bank refresh and per-bank refresh
schemes, many banks actually have much lower temperatures than the peak temperature.
These banks do not need to be refreshed at the rate determined by the peak temperature.
This chapter proposes a new Temperature Aware Refresh (TAR) technique to address the
aforementioned problem. The basic idea is to keep track of each bank’s temperature so that
the bank refresh rate or refresh period can be adjusted independently for each bank based on
its actual thermal conditions. Simulation results demonstrate that the proposed technique
can significantly improve the performance of 3D-stacked DRAM.

1.2

Related Work

A lot of work [11]–[17] aimed at optimizing the refresh operation in DRAM as it greatly
affects the overall memory performance. Stuecheli et al. proposed Elastic Refresh [11],
where the refresh operation can be delayed or postponed up to eight refresh commands
when conflicting with performance-related operations, such as DRAM read and write. Kim
et al. proposed Subarray-level Parallelism [12] that enables multiple accesses to the same
bank. A bank is divided into several subarrays so that they are operated independently and
have their own row-buffers. Nair et al. proposed Refresh Pausing [13], which pauses the
3

on-going refresh operation to issue other more important pending memory requests. Ghosh
et al. proposed Smart Refresh [14], which decreases the number of refresh commands based
on the live retention time of rows. Liu et al. proposed Retention-Aware Intelligent DRAM
Refresh [15] to intelligently group multiple rows into bins based on their required refresh
rates, which are determined in the manufactory process. Kalyan et al. proposed Scattered
Refresh [16] to distribute rows to several subarrays so that subarrays can be refreshed in
a pipelined manner. Chang et al. proposed Parallelizing Refresh [17], which improves the
degree of parallelism at the bank level or subarray level.
Note that most of these existing work adjust all the banks or subarrays in DRAM with
the same refreshing rate to mitigate the performance loss due to refreshing. While they are
effective in 2D DRAM, high temperature variations in 3D-stacked DRAM will incur large
performance degradation if the refresh rate determined only by the peak temperature is
used. In this chapter, we propose the Temperature Aware Refresh (TAR) technique to adjust
the refresh rate by considering the impact of temperature variations caused by the stacked
structure of 3D DRAM. It is worth mentioning that the proposed technique is compatible
with the existing DRAM optimization techniques, i.e., it can be applied in combination with
these techniques to 3D DRAM.

1.3
1.3.1

Background
DRAM and 3D Structure

Fig. 1.1 shows the baseline DRAM structures. DRAM based memory system are consist
of channels, ranks, banks, rows and columns. Each channel controlled by own memory
controller is a set of ranks that share a common address and data bus with processor. A
rank is formed with several banks that share an inner data bus. Different banks can be
requested in parallel, proving bank-level parallelism. Columns consists a row, and only one

4

Rank

EN
Bank 0

Bank 1

Bank 2

Bank 3

Bank 4

Bank 5

Bank 6

Bank 7

Bank 5

Bank 6

Bank 7

Channel

MemCtrl
Rank

EN
Bank 0

Bank 1

Bank 2

Bank 3

Bank 4

(a) The structure of one channel

BANK 0

Column C-1

Column 0

Row
Address

Row Address Decoder

Row 0

Row R-1

Row Buffer

Column
Address

Column Decoder
Data Out

Refresh Unit

(b) The structure of one bank

Figure 1.1: The structure of DRAM
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row in bank can be accessed at the same time.
By stacking processor or memory dies on top of each other, 3D-stacked DRAM is a solution for reducing memory access latency and increasing memory access bandwidth between
the last-level on-chip cache and 3D-stacked DRAM. Different memory stacked options also
has various performance improvement. Fig. 1.2 shows one option for 3D memory that stacks
several memory dies which are designed in conventional 2D SRAM or DRAM ways, and
connected by TSVs [2].

Banks

DRAM
Layers

Through-Silicon vias
C0

L2 Cache

C2

C4

C1
C3

C5

Figure 1.2: 3D-Stacked DRAM with conventional 2D DRAM design

1.3.2

All Bank Refresh and Per Bank Refresh

In all-bank refresh, DRAM chips refresh all banks in a pipelined order, and every refresh
signal concurrently refreshes a group of rows in every bank, which prevents all banks from
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being accessed until the refresh operation is complete. The reason for using pipelined bank
refresh instead of simultaneously refresh is that it is unsustainable for the power delivery
network to do simultaneously refresh [9]. The time period for completing this all bank
refresh operation is named tRFCab which is a function of DRAM device’s capacity. All-bank
refresh is applied to both commodity double data rate (DDR) and low power DDR (LPDDR)
DRAM. As shown in Fig. 1.3, the second READ operation of bank 0 and Write operation
of bank 1 have to wait the REF complete.

All-Bank Refresh
B0
READ

REF

READ

READ

B1
REF

Write

Per-Bank Refresh
B0
READ

REF

Saved Cycle
READ

READ

B1
Write

REF

Figure 1.3: All-bank refresh and Per-bank refresh

In order to reduce the unavailable time of refreshing, mobile platform LPDDR DRAM
uses a partial accessible refresh scheme per-bank refresh. per-bank refresh divides a refresh
operation into non-overlapped per-bank refresh operations. Banks that are not refreshing
are able to process other memory requests. As a result, a REFpb is created by memory
controller Nbanks times frequently than a REFab, which is tREFIpb = tREFIab/Nbanks . The
reason for the decision, using non-overlapping per-bank refresh instead of overlapped one, is
to avoid new timing constraints, which is made by the LPDDR DRAM standard committee
[24]. In addition to non-overlapping refresh, every bank in the rank accomplishes refresh
command in a strict sequential round-robin order. Since this scheme only blocks the bank
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that is refreshing, the overall performance penalty due to refresh is mitigated. Fig. 1.3 shows
the Saved Cycle. Bank 1 does the WRITE while the Bank 0 is refreshing, and Bank 0 does
the second READ when Bank 1 is refreshing.

1.3.3

Memory Controller and Refresh Operation

Fig. 1.4 shows the refresh operation flow generated by Memory Controller. As CPUs
sent read and write operations to memory controller. These operations are stored in Input
Queues in a first in first out manner, and then sent into the proper Rank Queue or Bank
Queue based on devices configuration. While the tREFI counter for the rank expires, a
refresh signal created by memory controller stored into Refresh Queue until it is sent to the
DRAM device. In case of data losing the refresh command has a high priority than read or
write, so when the rank completes current operation refresh command is forwarded into rank
before other request. As a result, the refresh commands postpone read and write requests.

MemCtr

Rank

Bank Queue

Refresh Unit
Refresh Schedule

Read/Write
Input Queue

tREFI Counter

Refresh Counter

Row Address
Counter

Refresh

Row
Address

Refresh Queue

Figure 1.4: Memory Controller for refresh operation
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1.4
1.4.1

Temperature Aware Refresh (TAR)
Motivation

The per bank refresh policy has mitigated some of the refresh penalty, however, both
policies still suffer from hot spot problems that degrade the DRAM performance in 3D
structures, since the conventional refresh rate is determined by the shortest retention time of
DRAM cell. Refresh commands usually have a higher priority than access commands, such
as read and write, to ensure data correctness. When a DRAM conducts a refresh operation,
other commands will be blocked, which will cause read or write delays and eventually degrade
the overall system performance. This performance loss cannot be neglected especially for
memory density
tRFC
DRAM
with large capacity.
It was reported [11], [17] that the estimated tRFC of 32G DRAM
0.5
90
4
300
1
110
1
110
8
350
2
will be larger than 600ns. [16] shows the present tRFC latency number of 16Gb and160
32Gb.
2
160
32
650
4
300
The solid line presents4 the estimation
calculated from 1, 2, and 4Gb device, 32
and 2096.96
the dotted
300
8
350
line presents the trend
Since the estimation from 4, 8Gb
16 calculated
480 from 4 and 8Gb2device.160
32
640
4
300
is according to the new DDR standard, we use this
estimation
as of simulation configuration.
32
2260

Refresh Latency (ns)

2500

Present tRFC
4,8Gb estimated trend
1,2,4Gb estimated trend

2000
1500
1000
500
0
0

4

8

12

16

20

24

28

32

DRAM Density(Gb)

Figure 1.5: Refresh Latency tRFC trend

In conventional DRAM, the peak temperature determines the operating (e.g., refreshing)
temperature [1]. The operating temperature will be over 100◦ C as power density increases
9

due to the higher frequency or more stacked dies. High temperature significantly reduces the
retention time of DRAM cells, which requires a higher refresh rate. The JEDEC standard
specifies the retention time for DRAM as 64ms for 85◦ C and lower, and 32ms for 85 − 95◦ C.
The refresh rate higher than 95◦ C is calculated by previous work [18], which claims 24ms for
100◦ C.
The Refresh Duty Cycle (RDC) is defined as the ratio of tRFC to tREFI. RDC indicates
the percentage of the time that a DRAM rank is doing refresh within the refresh interval.
The refresh rate for temperature higher than 95◦ C can be derived by [18], which assumes
16ms retention time for 105◦ C. The tRFC of 16G and 32G device can be obtained from the
normal refresh mode of [16]. Table 1.1 shows that a 16G DRAM uses 12% of time to do
refresh during the temperature range of 85 − 95◦ C. In a worse case, a 32G DRAM working
at the temperature higher than 105◦ C spends 60% of time in refresh operations.
Table 1.1: Refresh Duty Cycle for Different Temperatures
Temp (◦ C)
Data Retention Time (ms)
Ref Interval (µs)
Memory Density (tRFC)
1G (110ns)
2G (160ns)
4G (300ns)
8G (350ns)
16G (480ns)
32G (640ns)

45
128
15.63
0.70%
1.02%
1.92%
2.24%
3.07%
4.10%

65
85
95
105
Hotter than 105
96
64
32
16
8
11.72
7.81
3.91
1.95
0.98
Refresh Duty Cycle (tRFC/Ref Interval)
0.94% 1.41% 2.82% 5.63%
11.26%
1.37% 2.05% 4.10% 8.19%
16.38%
2.56% 3.84% 7.68% 15.36%
30.72%
2.99% 4.48% 8.96% 17.92%
35.84%
4.10% 6.14% 12.29% 24.58%
49.15%
5.46% 8.19% 16.38% 32.77%
65.54%

Note that in conventional DRAM, the maximum temperature gradient can reach 57◦ C [10].
Although 3D structures have improved the performance by mitigating the wire latency and
providing wide bandwidth, the DRAM refresh operation determined by the peak temperature will introduce large performance penalty. As a result, most read or write requests are
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postponed to wait for refresh to be completed. Our goal in this chapter is to develop a
technique that allows 3D-stacked DRAM to refresh at different rates in accordance with the
actual temperature variations.

1.4.2

The Proposed Technique

The limitation of the conventional all-bank and per-bank refresh schemes is that the same
refresh rate is applied to all banks. Per-bank scheme strictly refreshes banks in a sequential
round-robin manner at the same refresh rate, even though it allows non-refresh banks to be
accessed. When these refresh schemes are utilized in the 3D-stacked DRAM, all banks will
be forced to operate at a high refresh rate determined by the peak temperature, e.g., from
the bank on the top of the execution unit. This affects how DRAM can process read and
write requests.
The reason is DRAM devices have limited bank refresh information in memory controller.
The refresh unites determine which the next refresh bank is and which the next refresh row
is. To address this problem, the bank selection logic should be moved into memory controller
which is responsible for not only the time control but also the refresh bank selection. As
a result, memory controller can signal each bank separately. The refresh units keep the
function of selecting which the next group or row is for next refresh signal, but the bank ID
information is given by memory controller. Memory controller stores varies refresh rate for
different banks according to banks’ operation temperature.
Fig. 1.6 shows a DRAM employing the proposed Temperature Aware Refresh (TAR)
technique. Here we introduce several new components in each rank, including (Nbanks − 1)
tREFI counters, a bank decoder in the memory controller, (Nbanks − 1) row address counters
in the refresh bank control logic and 2 × Nbanks bits in the mode register which is a part of
DRAM control unit. The detailed design of these components will be discussed later.
The proposed TAR technique will reduce the refresh rate for banks that work at the low
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temperature, thereby increasing the available time for read and write operations. Under
the conventional refresh operation, the refresh rate for the entire rank is controlled by the
memory controller, which has only one tREFI counter to control the refresh rate. There are
also two different modes in the tREFI counter: the memory controller can adjust DRAM
refresh operation at either the normal rate for 0 − 85◦ C or the high rate for 85 − 95◦ C. If a
bank works in the high temperature range, the memory controller will use the high refresh
rate mode. This implies a shortcoming that instead of controlling the refresh rate of each
bank, the memory controller only implement the same refresh rate for whole rank.
The proposed TAR technique keeps different refresh rates for different banks in the
memory controller by adding additional tREFI counters. A bank decoder is introduced to
select the tREFI counter. As a result, the new memory controller not only controls the refresh
rate but also selects the bank, so that it can refresh each bank independently. Temperature
sensors in the conventional DRAM report the temperature range of each bank. The DRAM
control unit collects this information and informs the memory controller for refresh rate
adjustment.
The detailed operation of the proposed TAR technique is illustrated in Fig. 1.6. First,
the sensor in a given bank (bank 0 in this example) detects the temperature range and
changes the corresponding bits of the mode register to the new temperature setting. The
mode register, which is a part of DRAM control unit, is used to store various DRAM settings.
The DRAM control unit is responsible for all the operations, such as read/write, and refresh
requests. Second, the temperature setting and the ID of the bank, which is represented by
the index of the temperature setting bits, will be sent to the memory controller. Third,
the temperature setting will require the update counter circuit to update the corresponding
tREFI counter with the new refresh rate. According to the ID of the bank received from
the DRAM control unit, the bank decoder enables the associated tREFI counter so that it is
reset by the update counter circuit. Since each bank is working at the different temperature,
the tREFI counter of each bank will have a different number that represents the different
13

refresh rate. Finally, all tREFI counters will decrease by one in every clock cycle. When
one of the tREFI counters expires, the refresh signal along with the ID of the bank will be
sent to the refresh queue and then forwarded to the DRAM control unit. Consequently, the
memory controller will allow more frequent refresh operations only for banks with the high
temperature, while those with low temperature will be refreshed at a lower rate.
Let’s consider the example shown in Fig. 1.7a. Assume that bank 3 is on the top of
CPU main execution unit, which results in reaching the peak temperature 95 − 105◦ C. The
adjacent banks 2 and 4 have the operation temperature less than 85◦ C, and the rest banks
are on the top of L2 cache that has the lowest temperature. The memory controller only
sends refresh signals at the marked times (e.g., 1.95µs, 7.9µs, and 15.9µs for different banks).
The duration between two timing marks is tREFI and the gray blocks represent the tRFC
consumed by the refresh operations. The rest of the time period is available for read or write
operations. The reason for these banks not starting at the same time is to avoid multiple
refresh requests in the same cycle. In Fig. 1.7b, the conventional per-bank refresh scheme
starts in different times as well, but all the banks will work at the same refresh rate as bank 3.
On the other hand, the conventional all-bank refresh scheme in Fig. 1.7c starts from the same
time point, but all banks will be unavailable during tRFC, which is 2.3 times longer than
that of the per-bank refresh scheme [25]. Obviously, the proposed TAR technique releases
more time for read and write operations in those banks with lower operation temperature.
1.4.2.1

Temperature Sensor and Mode Register

We now discuss the hardware support for the proposed TAR technique. There are three
important factor for temperature sensor to achieve our proposed technique: the auto switch
function, the location of temperature sensor, and the temperature range .
In conventional DRAM chips, each bank has a temperature sensor, which can detect
the operation temperatures in DRAM banks and enable two modes of refreshing: normal
mode for temperature lower than 85◦ C and extended mode for temperature 85 − 95◦ C [19].
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Figure 1.7: Examples of Three Different Refresh Policy

There are also two control modes, Self Refresh Temperature (SRT) and Auto Self Refresh
(ASR), for different temperature ranges. SRT manually forces DRAM to refresh frequently,
while ASR supports automatic switch from the low refresh rate to the high refresh rate
when the operation temperature rises over 85◦ C. This indicates that temperature sensors
can automatically detect the operation temperatures in DRAM banks.
Other considerations for temperature sensors are location and temperature range selection. It is known that DRAM does not have large temperature variations within the same
bank [6], but the temperature differences are large between each function unit. For example,
in a 4-core 2D processor the largest temperature difference is 30◦ C, which is between the
floating point adder and the L2 cache [6]. Thus, the proposed TAR technique requires one
temperature sensor located in the center of each bank.
For temperature range selection, it was shown [1] that the vertical direction dominates
the main thermal conduction. Therefore, in 3D structures the banks on the top of the
execution units of the logic layer will have larger temperature variances than the adjacent
banks. Table 1.1 shows that the main performance impact of refresh operations is between
65 − 105◦ C, where the RDC doubles from 45◦ C to 85◦ C and then doubles every 10◦ C over
85◦ C. Additionally, in the proposed TAR if one bank’s tREFI counter is reset, the memory
controller will send a refresh signal to this bank. For example, the tREFI counter for bank
0, whose tREFI = 3900ns, resets at 2000ns, so bank 0 will be refreshed 1900ns before the
supposed refresh operation. Consequently, by increasing the number of temperature ranges
the DRAM will refresh more frequently when the temperature crosses different temperature
ranges. It is possible to have many temperature ranges; however, considering the hardware
overhead, it is impractical to design a temperature sensor that has too many temperature
thresholds. Our technique utilizes three temperature thresholds, i.e., 45◦ C, 85◦ C, 95◦ C. As
a result, there are four temperature ranges for each bank, 0 − 45◦ C, 45 − 85◦ C, 85 − 95◦ C,
95 − 105◦ C. Temperature higher than 105◦ C is rare in 3D ICs and thus is not considered
here (althougt it is easy to extend the proposed technique to this range). Previous work has
16

shown that many temperature sensors [20] [21] are able to detect these temperature ranges.
Table 1.2: Range Select Logic and Mode register settings
Operation
Temperature
0◦ C
to 44◦ C
45◦ C
to 84◦ C
85◦ C
to 94◦ C
95◦ C
to 105◦ C

Input
Sensor Register
000000
to 0101100
0101101
to 1010100
1010101
to 1011110
1011111
to 1101001

Output
MR[1] MR[0]
0

0

0

1

1

0

1

1

In conventional DRAM chips, for the entire rank there is one bit in the mode register
that controls the refresh rate. If one of the banks is working at the high temperature, the
bit will flip into the high temperature mode so that the memory controller will refresh this
rank at the high rate. In the proposed TAR, every bank in a rank has its own temperature
range. Thus, there are 2 × Nbanks bits in total required in the mode register for each rank.
The third column of Table 1.2 shows TAR requires 2 bits in the mode register to represent 4
temperature ranges. The temperature sensor shown in [21] has the temperature resolution of
0.7◦ C/bit. Once temperature changes, the sensor measures the new temperature and updates
the sensor register, which is connected to a range select logic circuit. TAR requires 1◦ C/bit
temperature sensors, and the sensor register uses 6 bits to present 0 − 105◦ C temperature
range. Table 1.2 shows the truth table of the range select logic.
The implementation is depicted in Fig. 1.8, where the input shown in the second column
of Table 1.2 is connected to the sensor register. The output of the range select logic is a 2-bit
signal (the third column of Table 1.2) connected to the mode register. The mode register
has Nbanks sections, and the index of each section represents the ID of the bank. When a
signal from the DRAM control unit enables the mode register, the corresponding section will
17
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Figure 1.8: Range select logic converts sensor register bits into 2 bits mode register settings.

be updated by the range select logic. Since every bank has a unique section in the mode
register, these bits represent not only the temperature range but also the ID of the bank.
1.4.2.2

Refresh Bank Control Logic and Row Selection Circuit

In conventional DRAM chips shown in Fig. 1.9(a), every rank has only one refresh counter
which is connected to a row address MUX. The refresh counter sends its current address to
the row address MUX. The address of the same group or rows received from the row address
counter will be sent into the row address latch and decoder by the row address MUX. At
the end, the bank control logic sequentially enables the row address latch and decoder which
will then refresh the selected bank. In the proposed TAR shown in Fig. 1.9(b), the DRAM
device can select the refresh group for each refresh bank, and the refresh bank selection
function has been moved into the memory controller. When receiving the refresh signal
from the refresh queue, the DRAM control unit blocks other requests for the refresh bank.
Conventional DRAM refreshes the same group or rows for each bank, while the proposed
TAR refreshes different groups or rows for different banks and only refreshes one bank for
each refresh operation. This is because different banks have different refresh rates, so the
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rows that are recently refreshed are different. For example, the 95◦ C bank would require
doubling the refresh rate as compared with the 85◦ C bank. In order to continuously refresh
every group of rows within the same bank, the TAR utilizes Nbanks row address counters to
keep track of the last refreshed group of rows. All row address counters directly send the
group or row addresses into the corresponding row address latch and decoder. Thus, there
is no need to use row address MUX. In addition, the bank control logic decodes the bank
ID and only enables the selected row address counter. The group or row addresses will then
be sent into the row address latch and decoder to refresh the corresponding bank. After
finishing the refresh operation for this bank, the row address counter increases to the next
group address.

1.5
1.5.1

Results and Discussion
Simulation Platform and System Configuration

To evaluate the proposed TAR technique, we use Gem5 [22] as the system simulator
and DRAMSim2 [23] as the memory controller and DRAM model. Gem5 provides a cycleaccurate processor model which builds up the whole simulated system for running various
benchmarks. It is well connected with the cycle-accurate DRAMSim2 memory model, which
implements the proposed TAR technique. Table 1.3 shows the system configurations.
The main parameter of refresh operation for DRAM is tRFC. The tRFC of all-bank
refresh policy for 8G, 16G, and 32G DRAM is 350ns, 480ns, and 640ns, respectively. In
this policy, the tREFI signal refreshes the entire banks in a memory rank, so that this rank
cannot process any other memory requests. This enables all banks to refresh at a pipelined
order. On the other hand, in the per-bank refresh policy, which is mainly used in mobile
devices, a DRAM chip refreshes a single bank while the other banks in the same rank are
available to process memory requests; but the banks in the same rank cannot be refreshed

20

Table 1.3: System Configurations
Number of cores
4
Processor frequency
1GHz
Cache line size
64B
Last level cache
1MB
Associativity for Last level cache
8-way
DRAM Type
DDR3
Memory clock frequency
667MHz
Number of channels
4
Number of ranks
2/8G, 1/16G, 1/32G per channel
Number of banks
8 per rank
Row Buffer Policy
open page
tRFCab
350ns/8G, 480ns/16G, 640ns/32G
tRFCpb
152ns/8G, 208ns/16G, 287ns/32G

at the pipelined order. Thus, in the pre-bank policy, the tRFC does not equal to all-bank’s
tRFC/Nbanks . For example, in a 2G LPDDR2 device the all-bank tRFC is 130ns and the
pre-bank tRFC is 60ns [25], which is 2.3× smaller. This ratio has been used by many existing
work [17] to project the tRFC for DRAM with a larger size, which is also adopted in this
chapter for 16G and 32G DRAM devices. We also use this ratio to derive the pre-bank tRFC
of 152ns, 208ns, and 278ns for 8G, 16G, and 32G DRAM, respectively. We calculate the
refresh interval for 45◦ C and 105◦ C based on the retention time given by [18]. As shown in
Table 1.1, we also use 45◦ C, 85◦ C, 95◦ C, 105◦ C as the interval settings for four temperature
ranges: 0 − 45◦ C, 45 − 85◦ C, 85 − 95◦ C, and 95 − 105◦ C. Temperature higher than 105◦ C
is not considered as it occurs rarely.
We use the benchmarks from SPEC CPU2006 [26] to run simulations and evaluate the
performance in terms of instruction per cycle (IPC). Our 3D-stacked DRAM structure assumes that different DARM layers are stacked on the top of the logic layer. Every layer has
one channel which has one rank for 16G and 32G DRAM and two ranks for 8G DRAM. We
adopt the DRAM thermal distribution as derived in [2], [6] for different benchmarks.
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1.5.2

TAR Technique Compared with All-Bank Refresh

Figure 1.10: TAR performance improvement compared with All-bank refresh

Fig. 1.10 shows the performance improvement between TAR and the all-bank refresh
policy for different DRAM capacities. The average improvement for 8G, 16G, and 32G
DRAM is 11.78%, 9.41%, and 12.63%, respectively. The reason that the 8G DRAM has a
larger improvement than the 16G DRAM is that gobmk, lbm, sjeng, and h264ref benchmarks
have large gain differences between 8G and 16G DRAM configurations. The 8G DRAM
has 2 ranks in each channel, which means there are 2 ranks in the same layer. Thus,
using TAR, there is only one bank out of 16 banks working at the peak refresh rate. In
conventional all-bank refresh, all banks and ranks are unavailable for memory requests during
the refresh operations, which are all running at the high refresh rate. In contrast, except
for the refreshing banks, other banks in the TAR are accessible for read/write operations
and only one bank has the high refresh rate. As a result, the proposed TAR significantly
improves the performance and the performance improvement in general increases as the
DRAM capacity gets larger.
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1.5.3

TAR Technique Compared with Per-Bank Refresh

Figure 1.11: TAR performance improvement compared with Per-bank refresh

The performance improvement of TAR compared with the per-bank refresh policy is
shown in Fig. 1.11. The improvement is a little bit smaller than that compared with the
all-bank refresh policy, i.e., the average improvement for 8G, 16G, and 32G DRAM is 2.98%,
7.57%, and 9.03%, respectively. This is because per-bank refresh has already enabled the
access for banks that are not refreshing. Thus, the margin for performance improvement is
reduced. Nevertheless, the performance gain of the proposed TAR is still favorable in 3D IC
designs.

1.6

Conclusion

The hot spots in 3D structures introduce a major performance penalty for 3D-stacked
DRAM, as the refresh rate of all DRAM banks is determined by the peak temperature.
As the capacity of DRAM increases further, the refresh operation will consume more time,
which blocks memory read and write accesses and affects the system performance. In this
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chapter, we have introduced the Temperature Aware Refresh (TAR) technique to mitigate
this problem for 3D-stacked DRAM. The proposed TAR makes each bank refresh at different
rates depending on the actual thermal conditions they are experiencing. In addition, each
bank is able to adjust to the new refresh rate when the temperature changes. Simulation
results show that the proposed TAR not only improves the performance as compared to the
all-bank refresh policy but also has a better performance compared with the per-bank refresh
policy for mobile platforms.
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Chapter 2
Exploiting Early Tag Access for Reducing L1 Data Cache Energy
in Embedded Processors

2.1

Introduction

DRAM based memory require refresh operation to maintain data, but SRAM based memory is able to keep the data without any refreshment. However, power consumption is still
a problem for SRAM based memories such as cache memory. Reducing power consumption
in cache memory is a critical problem as well for embedded processors that target low-power
applications. It was reported that on-chip caches could consume as much as 40% of the total
chip power [27], [28]. Furthermore, large power dissipation could cause other issues such
as thermal effects and reliability degradation. The thermal degradation will cause negative
impact on memory system performance. This problem is compounded by the fact that data
caches are usually performance critical. Therefore, it is of great importance to reduce cache
energy consumption while minimizing the impact on processor performance.
Many cache design techniques [29]–[38] have been proposed at different levels of the design
abstract to exploit the tradeoffs between energy and performance. As caches are typically setassociative, most microarchitectural techniques aim at reducing the number of tag and data
arrays activated during an access, so that cache power dissipation can be reduced. Phased
caches [39] access tag arrays and data arrays in two different phases. Energy consumption can
be reduced greatly because at most only one data array corresponding to the matched tag,
if any, is accessed. Since the phased caches require additional access cycles, they are usually
applied in the lower level memory such as L2 caches, whose performance is relatively less
critical. For L2 caches under the write-through policy, a way-tagging technique [40] sends the
L2 tag information to the L1 cache when the data is loaded from the L2 cache. During the
subsequent accesses, the L2 cache can be operated in an equivalent direct-mapping manner,
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thereby improving the energy efficiency without incurring performance degradation. To
reduce the energy consumption of L1 caches, way-predicting techniques [41]–[48] make a
prediction on the tag and data arrays that the desired data might be located. On the
condition that the prediction is correct, only one way will be accessed to complete the
operation; otherwise all ways are accessed to search for the desired data. Mis-predictions lead
to cache re-accesses, which introduce a performance penalty. For very high set-associative
(e.g., 32-way) data caches in high-end microprocessors, a technique proposed in [34] employs
an additional fully associative memory to record the way information of the recent cache
accesses at the Load/Store Queue (LSQ) stage. This kind of memory will be searched before
a cache access, and the potential destination way can be determined if the address is found.
This technique, however, may not be effective for typical L1 data caches (e.g. 4-way setassociative) commonly used in embedded processors due to the overhead associated with the
additional fully associative memory. Content-addressable-memory (CAM) is considered as
an option for low power cache design as well [36], [37]. However, its access latency is longer
than the conventional SRAM-based tag array when the assocaitivity of a cache is low, e.g.
4 or 8, which is the typical for most high performance embedded systems.
In this chapter, we propose a new cache technique, referred to as Early Tag Access (ETA)
cache, to improve the energy efficiency of L1 data caches. In a physical tag and virtual index
cache, a part of the physical address is stored in the tag arrays while the conversion between
the virtual address and physical address is performed by the Translation-Lookaside-Buffer
(TLB). By accessing tag arrays and TLB during the LSQ stage, the destination ways of most
memory instructions can be determined prior to accessing the L1 data cache. As a result,
only one way in the L1 data cache needs to be accessed for these instructions, thereby the
energy consumption will be significantly reduced. Note that the physical addresses generated
from the TLB at the LSQ stage can also be used for subsequent cache accesses. Therefore,
for most memory instructions, the energy overhead of way determination at the LSQ stage
can be compensated for by skipping the TLB accesses during the cache access stage. For
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memory instructions whose destination ways cannot be determined at the LSQ stage, an
enhanced mode of ETA is proposed to reduce the number of ways accessed at the cache
access stage. Note that in many high-end processors, accessing L2 tags is done in parallel
with the accesses to the L1 cache [53]. Our technique is fundamentally different as early tag
assesses are performed at the L1 cache.
While many high-end processors utilize parallel LSQ and L1 data cache accesses for
performance improvement at the cost of high cache traffic and energy consumption, the
proposed ETA cache is more effective for embedded processors, where the accesses to the
LSQ and L1 data cache are typically performed in series [50], [51] to take advantage of
load forwarding for reducing cache traffic and energy consumption. Note that the proposed
ETA cache may also be applied to some general purpose processors. For example, some
processors (e.g., Alpha 21264 [49]) have a dispatch stage during the Load/Store phase, at
which the effective addresses of memory operations are available. Thus, upon accessing the
L1 data cache, the available destination way can be utilized to reduce the cache energy
consumption. Compared with existing techniques, the proposed ETA cache enables better
tradeoffs between energy efficiency and performance.

2.2

Background

To reduce conflict misses, set-associative architecture is commonly employed in cache
design. Fig. 2.1 shows a simple two-way set-associative cache and TLB, where the tag and
data arrays are the two major components. In the conventional L1 data cache, all tag arrays
and data arrays are activated simultaneously for every read/write access to reduce the access
latency. Typically, the latency of the L1 data cache is one clock cycle, though this latency
could be higher in deeply pipelined processors. On the other hand, accesses to the tag arrays
can always be finished in one cycle [53], [54]. Due to the temporal/spatial locality inherent
in various programs [57], data will stay for a while once they have been brought into the
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data cache. This implies that the tag arrays will keep their contents unchanged except when
a cache miss occurs.
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architecture referred to as Early Tag Access (ETA) cache will be developed. The ETA cache
reduces the number of unnecessary way accesses, thereby reducing cache energy consumption.
To accommodate different energy and performance requirements in embedded processors, the
ETA cache can be operated under two different modes: the basic mode and the advanced
mode.
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It is possible to perform an access to the tag arrays at the LSQ stage due to the availability
of memory addresses. In the basic mode of the ETA cache, each time a memory instruction

tag
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In a conventional set-associative
cache, all ways in the tag
and data arrays are accessed simultaneously. The requested
data, however, only resides in one way under a cache hit.

0010

is sent into the LSQ, an access to a new set of tag arrays and TLB (referred to as LSQ
tag arrays and LSQ TLB, see Section 2.4.1) is performed, as shown in the dotted lines in
Fig. 2.3. This new set of LSQ tag arrays and LSQ TLB are implemented as a copy of the
tag arrays and TLB of the L1 data cache, respectively, to avoid the data contention with the
L1 data cache. If there is a hit during the LSQ lookup operation, the matched way in the
LSQ tag arrays will be used as the destination way of this instruction when it accesses the
L1 data cache subsequently. If this destination way is correct, only one way in the L1 data
cache needs to be activated and thus enables energy savings. On the other hand, if a miss
occurs during the lookup operation in the LSQ tag arrays or in the LSQ TLB, the L1 data
cache will be accessed in a conventional manner, i.e., all ways in the tag arrays and data
arrays of the L1 data cache will be activated. From Fig. 2.3, we can see that the two sets of
tag arrays and TLB are accessed at two different stages: LSQ stage and cache access stage.
To differentiate these accesses, we use the terminology defined in Table 2.1.
Table 2.1: Definitions of cache access in this chapter.
tag array access
TLB access
tag hit/miss
TLB hit/miss
destination way

LSQ stage
early tag access
early TLB access
early tag hit/miss
early TLB hit/miss
early destination way

cache access stage
actual tag access
actual TLB access
cache hit/miss
TLB hit/miss
actual destination way

It is possible that the early destination way of a memory instruction determined at the
LSQ stage is not the same as the actual one determined at the cache access stage due to the
cache misses that happen in between. This causes a cache coherence problem if the memory
instruction simply follows its early destination way, if any, to access the L1 data cache. To
illustrate this, consider a simple example shown in Fig. 2.4. Assume that an instruction
Inst1 loads data1 into register R1. At the LSQ stage, data1 is stored in the way0 of the
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be activated. From Fig. 3, are also accessed in parallel using the early destination way
ays and TLB are accessed only (as the actual destination way is not available yet) to
nd cache access stage. To reduce energy consumption while maintaining performance.
he terminology defined in The destination way obtained from the actual tag arrays is then

the data arrays is discarded and an additional access is performed. This occurs rarely, e.g,
less than 1% of the total cache accesses. Therefore, only minor performance degradation is
incurred, which is typically acceptable for embedded processors.
Note that another method to resolve the above cache coherence problem is to only access
the predicted early destination way during the cache access stage. If the prediction is incorrect, simultaneous tag-data lookup will be performed to obtain the desired data from the
data arrays. This solution saves energy in accessing tag arrays but consumes more energy
during the data array access when the prediction is incorrect. Since data arrays consume
much larger energy than tag arrays (see Table 2.2), we choose to use the first method in this
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accesses the L1 data cache, the tag arrays of the L1 data cache are accessed first. In most
cases this will be a real cache miss, and thus the L1 cache access is completed without the
need to access the data arrays of the L1 data cache, thereby saving energy. In rare cases if
a cache hit occurs, the actual destination way is obtained from the tag arrays and only this
way is accessed in the data arrays at the next clock cycle. By applying this advanced mode,
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the energy consumption can be reduced because most of the memory instructions with early
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Different from the phased cache [39] where all data cache accesses are divided into two
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is completed without the need to access the data arrays of the
L1 data cache, thereby saving 36energy. In rare cases if a cache
hit occurs, the actual destination way is obtained from the tag
arrays and only this way is accessed in the data arrays at the

real cache hits) is very small, the performance overhead is negligible. Note that the advanced
mode can be turned off if performance is truly critical. The two-mode configuration of the
proposed ETA cache is summarized in Fig. 2.9.
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This section presents the VLSI implementation of the proposed ETA cache. Fig. 2.10
depicts a two-way set-associative L1
data
cache for
demonstration. The key components in
way
enabling
signal
the ETA cache, such as LSQ tag arrays, LSQ TLB, information buffer, way decoder, and
way hit/miss decoder will be discussed in the following sections.
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ac

2.4.1

LSQ Tag Arrays and LSQ TLB

To avoid the data contention with the L1 data cache, the LSQ tag arrays and LSQ TLB
are implemented as a copy of the tag arrays and TLB of the L1 data cache, respectively.
There are two types of operations in the LSQ tag arrays and LSQ TLB: lookup and update.
Each time a memory address reaches the LSQ, the LSQ tag arrays and LSQ TLB will be
searched for the early destination way. In case of a hit, the early destination way will be
available; otherwise, the instruction will cause either an early tag miss (if the access to the
LSQ tag arrays encounters a miss) or an early TLB miss (if the address is not in the LSQ
TLB). For update operations, the contents of LSQ tag arrays and LSQ TLB are updated
with the tag arrays and TLB of the L1 cache, so that they are identical to avoid cache
coherence problems. The update logic of LSQ tag arrays and LSQ TLB is the same as that
of the tag arrays and TLB of the L1 cache.
way enabling signal

decoder

index address

SRAM

decoder

index address

activating circuit

M write ports

N read ports

lookup−disable

Figure 2.11: Implementation of LSQ tag arrays (only one way is shown for simplicity).
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Fig. 2.11 shows the implementation of the LSQ tag arrays, where only one way is shown
as the other ways are the same. Consider that generally at most N instructions can enter the
LSQ while the L1 data cache allows M replacements to occur at the same time. Therefore,
there might be at most N lookup operations and M update operations occurring at the
LSQ tag arrays and LSQ TLB at the same time. In order to perform these operations
simultaneously, the LSQ tag arrays and LSQ TLB have N read ports and M write ports.
In the simulations in Section 2.5, both M and N are chosen to be two for the purpose of
demonstration. Write/read conflicts occur when the lookup and update operations target
the same location of the LSQ tag arrays at the same time. To address this issue, we disable
the lookup operation if an update operation is currently performed. This is achieved by the
control signal lookup-disable, which is generated by the way enabling signals from the cache
controller for cache replacements. Consider a two-way set-associative cache for example.
Assume that there is a replacement occurring at the way 1 of the L1 data cache. As a result,
the way enabling signal is set to “1” and then sent to the NAND gates in the way 1 of the
LSQ tag arrays. If the write decoder outputs a “0,” i.e., no update operation on this entry of
the tag array, the lookup-disable signal will be set to “1” and the activating circuit will not
block the lookup operation on this entry. Otherwise the lookup-disable signal will be “0,”
and the activating circuit will block possible lookup operations to avoid write/read conflicts.
The lookup operation, if any in this case, is considered as a miss. This miss might cause
some performance degradations if it turns out to be a cache hit in the cache access stage.
Fortunately, this rarely happens. We observed from simulations that less than 0.01% of the
total LSQ accesses experienced this issue. Note that if the way enabling signal is “0,” i.e.,
no update operation, the lookup operation will not be affected. This scheme is also used
in the LSQ TLB. Since the activating circuit introduces no performance penalty [28], the
enabling circuit increases the critical path of the LSQ tag arrays and LSQ TLB by the delay
of an NAND gate. This delay is trivial as compared with the critical path of the L1 data
cache [58]. Thus, no new critical path is introduced by the proposed scheme.
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Note that a larger issue width would need more read and write ports in the LSQ tag
arrays and LSQ TLB, and thus the overhead will increase. However, the overhead relative
to the size of L1 cache and TLB is more or less the same. This is because the number of the
read and write ports in the tag arrays and TLB of the L1 cache will increase as well. Also,
the size of the LSQ tag arrays and LSQ TLB is very small as compare to the data arrays.
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, the overhead relative to conflicts in the information buffer. To illustrate this with an
re or less the same. This example, assume that an instruction is issued to the LSQ,
nd write ports in the tag while the corresponding address is also sent to the LSQ tag
ll increase as well. Also, arrays and LSQ TLB to determine its early destination way.

cache. Since the information buffer is small (32 entries with 20 bits per entry in a typical
configuration), the induced energy overhead can be easily offset by the energy savings from
the cache access stage.
The information buffer has separate write and read ports to support parallel write and
read operations. The write operations of the information buffer always start one clock cycle
later than the corresponding write operations in the LSQ. This is because the accesses to
the LSQ, LSQ tag arrays, and LSQ TLB occur simultaneously. Since the way information
is available after the write operations in the LSQ, this information will be written into the
information buffer one clock cycle later than the corresponding write operation in the LSQ.
Thus, the write signal of the information buffer can be generated by delaying the write signal
of the LSQ by one clock cycle, as shown in Fig. 2.12.
When a load/store instruction is issued to the L1 data cache, both the instruction and
its early destination way information are read out from the LSQ and information buffer,
respectively, at the same time. However, simply using the same read signal for the LSQ
and information buffer might lead to write/read conflicts in the information buffer. We use
a signal CURRENT generated from the ordering logic in the LSQ as the enable signal for
read operations. As shown in Fig. 2.12, when this signal indicates that an instruction just
arrives at the LSQ, the read operation to the corresponding entry of the information buffer
is disabled as the early destination way is not yet available.

2.4.3

Way Decoder and Way Hit/Miss Decoder

As shown in Fig. 2.9, during a cache access, all ways in the cache tag arrays and one
way in the data arrays (i.e., the early destination way) are accessed if the instruction has an
early tag hit. As explained in Section 2.3.2, activating all ways in the actual tag arrays is
needed to detect the cache coherence problem. If a cache coherence problem is detected, an
additional access to the L1 data cache is required. Here, we introduce a way hit/miss decoder
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In the proposed ETA cache, way enabling signals are needed to control the access to
the ways in the data arrays. Fig. 2.14 shows the implementation of the way decoder that
generates these signals. When the instruction is associated with an early hit (e.g., “1”),
the data arrays need to be accessed according to the early destination way. If the instruction experiences an early tag miss or an early TLB miss, the configuration bit shown in
Fig. 2.14 determines which way in the data arrays of the L1 data cache needs to be accessed.
Specifically, by setting the configuration bit to “1,” the ETA cache will operate under the
basic mode. The outputs of the way decoder are all “1” because all the ways in the data
arrays need to be accessed as discussed in Section 2.3.2.1. When the configuration bit is
“0,” i.e., advanced ETA mode, the way enabling signals are all “0” and the data array will
be activated at the next cycle as discussed in Section 2.3.2.2. During a re-access, only the
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actual destination way in the data arrays will be accessed. This is done by selecting the
actual destination way from the MUX shown in Fig. 2.14. The actual destination way and
the select signal “re-access” can be provided by the cache controller.
Overall, the proposed technique requires a new set of LSQ TLB and LSQ tag arrays,
some changes in cache control logic, and additional hardware compared to the conventional
cache. As discussed above, the control logic can be implemented by simple logic gates. Also,
all the new components are not on the critical path as marked by the dotted line in Fig. 2.10.
The hardware cost is very small. For example, considering a 16 K four-way set-associative
L1 cache, the area overhead is around 2% of the L1 cache, which is similar to the way-halting
cache proposed in [35]. This overhead is manageable at the physical design phase.

2.5

Evaluation

In this section, we evaluate the energy consumption, performance, and design overhead
of the proposed ETA cache. We show experimental results for a processor with separate
L1 instruction and data caches, both of which are dual ports 16 kB four-way set-associative
with the cache line size of 64 bytes. The TLB is four-way set-associative with 32 sets and
page size of 4 kB, and the LSQ is a unified LSQ with 32 entries. We also evaluate the energy
efficiency of the proposed technique under different cache configurations, such as size and
associativity. The Simplescalar toolset [52] is employed to obtain the performance measures.
All the simulations are derived from the SPEC CPU2000 benchmarks [55] and MiBench
benchmarks [56].

2.5.1

Energy Model

The following energy model is employed in our study:
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Etot =Ntag hit × (Etag hit,L1 + Einf o )
+Ntag miss only × (Etag miss only,L1 + Einf o )
+Ntag T LB miss × (Etag miss,L1 + ET LB + Einf o )
+Nre−access × Ere−access,L1
+Ntot × (Einf o + ELSQ tag + ELSQ T LB )
+Eothers ,

(2.1)

where Ntag hit , Ntag miss only , and Ntag T LB miss are the numbers of load/store instructions
with early tag hit, early tag miss only, and both early tag and TLB misses, respectively;
and Nre−access is the number of cache re-accesses. The energy consumptions per access
related to these cases are denoted as Etag hit,L1 , Etag miss only,L1 , Etag T LB miss,L1 , and Ere−access ,
respectively. Ntot is the total number of load/store instructions issued to the LSQ. Einf o ,
ELSQ tag , and ELSQ T LB are the energy consumption per access of the information buffer, LSQ
tag arrays, and LSQ TLB, respectively. Since the energy overheads from other components,
such as the MUXes used in the ETA cache are very small, they are included in the Eothers .
The energy overhead due to the update of LSQ tag arrays and LSQ TLB is also included in
the Eothers because update operations occur at a much lower rate than read operations (i.e.,
the miss rate is in general much lower than the hit rate). We employ CACTI 5.3 [59] to obtain
the energy consumption per access under different operating modes using a 90-nm process.
Since the proposed technique is technology-independent, these results are normalized by the
energy consumption per access of the conventional L1 data cache for comparison. As shown
in Table 2.2, the “access” columns summarize the number of ways that needs to be activated
in different units. The energy consumptions of different components during different stages
are also shown in Table 2.2. For example, the LSQ tag array and LSQ TLB are only accessed
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during early tag access stage. Their total energy consumption per access is 21.4% of that of
a conventional cache under the study. New components, such as way decoders, way hit/miss
decoders, bypass multiplexers, and activating circuits introduce very small energy overheads,
and thus are not listed in Table 2.2.
Table 2.2: Operation modes of the ETA cache and the corresponding energy consumption
(basic/advanced) per access normalized by the conventional L1 data cache.

L1 tag array
L1 data array
TLB
LSQ TLB
LSQ tag array
info buffer
total energy

2.5.2

early tag access
actual cache access
ETA
conv.
early tag hit
early tag miss only
early TLB miss
re-access
conv
access energy access energy access energy access
energy
access
energy
access energy access energy
0
0
0
0
full
0.01
full
0.01
full
0.01
0
0
full
0.01
0
0
0
0
1
0.257 full/0
0.99/0
full/0
0.99/0
1
0.257
full
0.99
0
0
0
0
0
0
0
0
full
0.18
0
0
full
0.18
full
0.2
0
0
0
0
0
0
0
0
0
0
0
0
full
0.012
0
0
0
0
0
0
0
0
0
0
0
0
1
0.002
0
0
1
0.002
1
0.002
1
0.002
0
0
0
0
0.214
0
0.269
1.012/0.012
1.182/0.192
0.257
1.18

Energy Efficiency

Since the proposed ETA cache does not affect the cache miss rate (i.e., no change in
the replacement policy for the L1 data cache), the energy consumption related to cache
misses, such as data replacement and off-chip memory accesses will be the same as that of
the conventional cache. Therefore, we did not include these results in this chapter.
The Simplescalar toolset is employed to collect the statistics of different operations in
these simulations. The results of replacements in the LSQ tag arrays and LSQ TLB are also
collected. It was shown that the number of early tag and TLB accesses at the LSQ stage is
more than that of the actual cache accesses. This is because some memory instructions can
get the data directly from the LSQ by store forwarding, and some memory instructions might
be flushed from the LSQ thus not issued to the L1 data cache. These results combined with
the energy per access shown in Table 2.2 allow us to evaluate different cache configurations.
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basic mode over the conventional L1 data cache. We observe a 34.1%58.3% energy reduction
across different SPEC CPU2000 benchmarks, with an average energy reduction of 52.8%.
The energy reduction for the MiBench benchmarks is shown in Fig. 2.16. Due to the higher
percentage of early tag determination in the MiBench benchmarks (see Fig. 2.6), the achieved
energy reduction is higher than that of the SPEC CPU2000 benchmarks. Note that these
results include the energy overheads of early tag and TLB accesses at the LSQ stage, such
as the lookup and update operations.
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ic mode.

The second cache configuration shows the opposite trend, where larger energy reduction is
achieved as compared with the results shown in Fig. 2.17. For MiBench benchmarks, similar
results were observed under different cache configurations.
Note that the above energy reduction results were obtained based on total cache accesses.
It is true that instructions with different addressing modes have different mechanisms to generate addresses for their cache accesses. However, their cache addresses need to be available
during the LSQ stage. As a result, our technique is effective to instructions under different
addressing modes as long as they need to access L1 data caches. Also, we reported the energy savings in the L1 data cache only as in this chapter we target L1 data cache exclusively.
Smaller energy savings (around 15%) are expected at the entire data cache hierarchy because
the L1 data cache only contributes to a portion of the total cache energy.

2.5.3

Design overhead

The design overhead comes mainly from three new components: LSQ TLB, LSQ tag
arrays, and information buffer. For the processor under the evaluation, the total size of
these components is about 0.8 kB, which is around 2% of the total L1 cache size. The
area overhead is approximately in the same range. This overhead is manageable for most
embedded processors.

2.6

Conclusions

This chapter presented a new energy-efficient cache design technique for low-power embedded processors. The proposed technique predicts the destination way of a memory instruction at the early LSQ stage. Thus, only one way needed to be accessed during the
cache access stage if the prediction is correct, thereby reducing the energy consumption significantly. By applying the idea of phased access to the memory instructions whose early
destination ways cannot be determined at the LSQ stage, the energy consumption can be
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further reduced with negligible performance degradation. Simulation results demonstrated
the effectiveness of the proposed technique as well as the performance impact and design
overhead. While our technique was demonstrated by a L1 data cache design, future work is
being directed toward extending this technique to other levels of the cache hierarchy and to
deal with multithreaded workloads.
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Chapter 3
Conclusion and Future Work

3.1

Conclusion

In this thesis, a new temperature aware refresh policy for 3D-stacked DRAM is proposed
and a new energy efficient L1 data cache structure is studied. Although the 3D-stacked
DRAM has the advantage of high packaging density and short interconnect length, it suffers
from much higher power density. The temperature problem is more critical for 3D ICs than
it for 2D structure. We focus on an adaptive scheme to solve the challenge of too frequently
refreshing in high operation temperature of 3D-stacked DRAM. Exploiting in different angle
with most of existing work, this thesis presents a new method to improve DRAM-based
memory performance, which is making the refresh rate adjustable based on every memory
cell’s local temperature. This new method, Temperature Aware Refresh (TAR), is efficient
in 3D-stacked DRAM for the reason that it reduces refresh operations for memory cells
working in low temperature, meanwhile keeps the high refresh rate for memory cells working
in peak temperature. Thereby, the saved time period for DRAM cells is able to issue other
memory request, like read and write, instead of too frequently refreshing the exist data. It
not only maintains the data in short retention time cells, but also releases more margins for
long retention time cells. In contrast with the conventional performance improving principle
for DRAM, our work introduces a new way for DRAM performance improving, which is
applying various refresh rates for each DRAM bank.
Though some existing works have shown that 3D DRAM has the potential to be used as
cache due to its high packaging density and good performance, problems still exist making
it hard to implement. However, the conventional cache architecture still has chances to
be improved for better performance and energy efficiency. In this thesis we present a new
energy-efficient cache design technique for low-power embedded processors, which predicts
the destination way of a memory instruction at the early LSQ stage. Inspired by the idea
52

of phased access to the memory instructions, we propose a new structure for L1 data cache
that enables only one way to be accessed during the cache access stage, if the prediction is
correct. While there are existing some performance impacts and design overheads, the power
consumption of L1 cache is saved a lot, which is demonstrated by simulation results.

3.2

Future Work

The adaptive schemes shown in this thesis are only two examples of our work being
towards the energy efficiency and performance improvement IC design. The work presented
in this thesis is relatively simple and easy to follow, though; we introduce two novel ways
for improving performance in 3D-stacked DRAM and saving energy in conventional cache
design.
The thermal condition of 3D IC is very researchable. A better sensor location will lead to
less number of temperature sensors so that there will be less design overhead and the refresh
rate will be more accurate for each bank. In other aspect, TAR is able to be combined with
most existing works, like subarray-level parallelism. In some “ture” 3D DRAM structure,
each bank is divided into subarray-based structure which different subarrays are in different
layers. 3D DRAM is a new technique that requires a lot of researches to implement into
our daily life. For energy efficient cache design, the performance impaction and hardware
overhead should be further reduced. In addition, while our technique was demonstrated
by a L1 data cache design, future work is being directed toward extending this technique
to other levels of the cache hierarchy and to deal with multi-threaded workloads. What’s
more, the 3D-DRAM cache design is a very bright research field for its high density and
better performance. The problem for 3D-DRAM cache right now is how to solve the refresh
performance impaction in high speed read and write requests condition.
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